Nec switch User Manual Page 98
- Page / 234
- Table of contents
- BOOKMARKS
Rated. / 5. Based on customer reviews
CHAPTER 8 USB FUNCTION
User’s Manual U12978EJ3V0UD
98
8.2 USB Function Features
The features of the on-chip USB function provided for the
µ
PD789800 Subseries are described below.
(1) Video display devices and human interface devices are assumed to be the target applications. For this
reason, only Endpoint 0 for control transfer and Endpoint 1 for interrupt transfer are supported.
(2) 1.5 Mbps (low speed) data transfer using a 6.0 MHz system clock is supported.
(3) The following buffers are provided on-chip.
• Receive token bank: 1 bank (3 bytes)
• Receive data bank: 1 bank (9 bytes)
• Transmit data bank: 2 banks (9 bytes × 2)
(4) NRZI (Non Return to Zero Invert) decode/encode function specified by the USB communication protocol, bit
stuffing function, and on-chip CRC (Cyclic Redundancy Check) function are also provided and automatically
executed.
8.3 USB Function Configuration
The USB function consists of the following hardware.
Table 8-1. Configuration of USB Function
Item Configuration
Buffer Receive bank switching ID detection buffer (internal buffer)
Registers Transmit/receive pointer (USBPOW)
Receive token PID (USBRTP)
Receive token address L, H (USBRAL, USBRAH)
Receive data PID (USBRD)
Receive data address (USBR0 to USBR7)
Transmit data PID bank 0 (USBTD0)
Transmit data bank 0 address (USBT00 to USBT07)
Transmit data PID bank 1 (USBTD1)
Transmit data bank 1 address (USBT10 to USBT17)
Data/handshake packet receive byte number counter (DRXCON)
Data packet transmit byte number counter 0, 1 (DTXCO0, DTXCO1)
Token PID compare register (TIDCMP)
Token address compare register (ADRCMP)
Data/handshake PID compare register (DIDCMP)
Control registers USB receiver enable register (USBMOD)
Data/handshake packet receive mode register (URXMOD)
Packet receive status register (RXSTAT)
Data/handshake packet receive result store register (DRXRSL)
Token packet receive result store register (TRXRSL)
Data packet transmit reservation register (DTXRSV)
Handshake packet transmit reservation register (HTXRSV)
USB timer start reservation control register (USBTCL)
Remote wakeup control register (REMWUP)
Receive token bank
Receive data bank
Transmit data bank 0
Transmit data bank 1
- PD789800 Subseries 1
- NOTES FOR CMOS DEVICES 3
- Regional Information 5
- INTRODUCTION 7
- Other Related Documents 9
- User’s Manual U12978EJ3V0UD 10
- LIST OF FIGURES (1/4) 15
- LIST OF FIGURES (2/4) 16
- LIST OF FIGURES (3/4) 17
- LIST OF FIGURES (4/4) 18
- LIST OF TABLES (1/2) 19
- LIST OF TABLES (2/2) 20
- CHAPTER 1 GENERAL 21
- 1.1 Features 21
- 1.2 Applications 21
- 1.3 Ordering Information 21
- 1.5 78K/0S Series Lineup 23
- MIN.Value 24
- Series for ASSP 25
- 1.6 Block Diagram 26
- 1.7 Functions 27
- CHAPTER 2 PIN FUNCTIONS 28
- 2.1 List of Pin Functions 28
- (2) Non-port pins 29
- Figure 2-1. Pin I/O Circuits 34
- 3.1 Memory Space 35
- Figure 3-2. Memory Map ( 36
- PD78F9801) 36
- Z 0 AC 0 0 1 CY 40
- Identifier Description 51
- Instruction code 00001010 54
- 00100101 54
- Register specification code 54
- — [DE], [HL] 55
- Instruction code 00101011 55
- — [HL+byte] 56
- CHAPTER 4 PORT FUNCTIONS 57
- 4.1 Port Functions 57
- 4.2 Port Configuration 59
- 5.4 System Clock Oscillators 75
- (n = 0, 1, 2, 4) 76
- 5.5 Clock Generator Operation 77
- TCL011TCL010 83
- Count pulse 90
- TM00, TM01 count value 90
- Timer starts 90
- 00H 01H 02H 03H 04H 90
- CHAPTER 7 WATCHDOG TIMER 91
- 7.1 Watchdog Timer Functions 91
- 7.4 Watchdog Timer Operation 95
- 8.1 USB Overview 97
- 8.2 USB Function Features 98
- CHAPTER 8 USB FUNCTION 100
- USBPOW address 102
- Sync detection 149
- Item Configuration 155
- INTCSI10 156
- CHAPTER 10 REGULATOR 162
- 11.1 Interrupt Function Types 163
- Internal bus 165
- Interrupt request 165
- Vector table 165
- Standby release signal 165
- Selector 170
- WDT: Watchdog timer 172
- Minimum Time Maximum Time 173
- 8 clocks 19 clocks 173
- STOP mode release 179
- X1 pin voltage 179
- Oscillation 182
- CHAPTER 14 190
- PD78F9801 190
- Pull-down resistor (RV 195
- 15.1 Operation 200
- 15.2 Operation List 202
- (1) 8-bit instructions 207
- POP, DBNZ 207
- Note Except r = A 207
- (2) 16-bit instructions 208
- SET1, CLR1, NOT1, BT, BF 208
- (5) Other instructions 209
- Clock timing 216
- TI Timing 216
- Interrupt Input Timing 216
- RESET Input Timing 216
- USBDM, USBDP 217
- 44 PIN PLASTIC LQFP (10x10) 219
- A.1 Software Package 223
- A.3 Control Software 224
- S××××ID78K0S-NS 226
- S××××SM78K0S 226
Related products and manuals for Hardware Nec switch
Hardware Nec VERSA BAY III User Manual
(8 pages)
(8 pages)
Hardware Nec PD75402A User Manual
(195 pages)
(195 pages)
© 2020, manymanuals.com. All rights reserved. | 0.514 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comments to this Manuals